CPU scoreboard for dynamically scheduling a pipeline which keeps track of every instruction in the instruction pipeline for maximum processor utilization